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Abstract—This paper presents a 65 nm, 256 kbit SRAM mem-
ory which achieves both ultra low leakage power and very
low active energy consumption at a speed of 850MHz. Used
techniques include divided word and bitlines, local write sense
amplifiers, dynamic cell stability and a distributed decoder. In
addition, three novel techniques are proposed which decrease
power consumption even further. High threshold voltage cells
reduce leakage and improve stability. Dual swing signalling on the
global bitlines reduces energy without compromising robustness.
The decoder uses a new type of dynamic gate to increase speed.
The design was fabricated in a low power 65 nm CMOS
process. Measured performance for this 256 kbit SRAM with
32 bit wordlength is 4.3 pJ per access and 25.2µW leakage power
at a speed of 850MHz.
I. INTRODUCTION
Mobile applications such as smart phones and sensor net-
works are only possible when power consumption is low
enough to ensure a sufficiently long stand-alone time. Increas-
ing performance demands make it difficult for designers to
meet the specifications. The digital part of these system-on-
chips consists for an ever increasing part out of memories,
making those memories an important factor in the total energy
consumption [1], [2]. Systems with relatively low duty cycles
lead to a focus shift from active to leakage power. In this
paper, a 256 kbit SRAM memory is designed for a speed of
800MHz. The main focus of this design is low power (both
leakage and active) at relatively high speed. A summary of
this design is given in Table I.
Section II describes the global structure of the memory.
Section III describes the distributed decoder which was used
to save energy. Section IV deals with cell design and the tech-
niques that were used to ensure cell stability while maintaining
low leakage and without compromising speed. In section V, a
new technique, using two different low swing voltages on the
global bitlines, is introduced to significantly reduce the impact
of transistor mismatch on memory performance. At the same
time, robustness can be improved. Section VI discusses the
measurement results of the fabricated test chip.
II. MEMORY ORGANISATION
To keep energy per access low, it is important to limit
unnecessary activity. For a memory, this means that only
cells which need to be read should be accessed. To achieve
TABLE I
MEMORY SUMMARY.
Memory size 256 kbit
Wordlength 32 bit
Cell type 6T-SRAM cell (L = 60nm, W = 120 nm)
Technology 65 nm low standby power triple-VT CMOS
Retention mode leakage 25.2µW
Energy 4.3 pJ/access
Maximal speed 850MHz
Area 0.48mm2
Known techniques Divided bitlines
Divided wordlines
Dynamic cell stability
Local write sense amplifier
Distributed decoder
Innovations Dual swing data link on the GBLs
High threshold voltage cells
Dynamic decoder with merged address latches
this, wordlines need to be divided on a word-by-word basis,
leading to a fully divided wordline architecture. Reducing
bitline load has a number of beneficial effects such as an
increase in speed and a reduction in energy [3]. In this design,
this load is decreased by using divided bitlines. In addition,
cell stability (section IV) can be improved with this technique.
The combination of divided word and bitlines elegantly results
in local memory subblocks.
A. Global structure
Fig. 1 shows the global structure of the memory. Vertically,
it is split into two parts to limit the RC-delay on the long
horizontal lines. Each part consists of 8 columns (BC) of local
blocks (LB). In the ortoghonal direction, the memory is di-
vided in 16 rows (BR) of local blocks. All block columns have
32 pairs of complementary vertical global bitlines (VGBL).
The VGBLs are multiplexed (MUX) to one set of 32 pairs
of horizontal global bitlines (HGBL), which allows global
sense amplifiers (GSA), write drivers and precharge circuitry
(GBLD) to be shared between all block columns. A global
control circuit (CONT) controls all memory activity.
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Fig. 1. The global structure of the memory. It is divided in columns and
rows of local blocks.
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Fig. 2. The local block architecture. The local block contains a matrix of
cells, read buffers, local write sense amplifiers, precharge circuitry and control.
B. Local block
As shown in Fig. 2, the local block contains a matrix
of 32 words connected with local bitlines (LBL) and some
peripheral circuits to read or write these words. Read buffers
(RB) connect the local bitlines with the VGBLs. Local write
sense amplifiers (LWSA) amplify the low swing signals on
the VGBLs to full swing signals on the local bitlines (LBL)
during write operations. Additionally, the local block contains
a precharge circuit (LPC) and control logic (LCONT).
III. DECODERS
A. Distributed decoder
In order to select a specific local block, a vertically and
a horizontally routed signal are needed. For each block row,
a horizontally routed signal called block row select (BRS),
indicating that one of the local blocks on that row is active,
is produced by the X-decoder (XDEC) as shown in Fig. 3.
For each block column, two signals BCAC and BCLWSA
which control local behavior are generated by the Y-decoder
(YDEC). BCAC controls cell access for both read and write
operations while BCLWSA enables the LWSAs. The global
wordlines (GWL), shared by all local blocks in the same block
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Fig. 3. The distributed decoder architecture. Decoding (select) and control
(timing) signals are merged for efficiency.
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Fig. 4. A novel dynamic OR-gate adapted from [4], (a) circuit, (b) timing
diagram.
row, indicate which specific word within the local block must
be activated.
B. Dynamic X-decoder implementation
The 9 bit to 512 GWL X-decoder consists of two stages.
The first stage (X1A en X1B) combines 5 address bits to
32 within-block signals (WIB) and 4 address bits to 16
BRS signals. It is implemented with dynamic logic to gain
speed and to avoid the need to store the address bits. The
second stage (X2), which combines BRS and WIB signals, is
implemented with static logic to save energy. The dynamic
logic gate used for the first stage [4] is shown in Fig. 4.
Nodes OUT′ and OUT are dynamic. They are precharged
when Precharge is low. When Evaluate becomes high, OUT′
gets discharged, except when all inputs INi are low. OUT only
gets discharged when OUT′ was not, making it an OR-gate.
By construction, this gate is glitch free, again saving energy.
By using a pulsed version of Evaluate, this gate functions as
a flipflop. This eleminates the delay of the flipflops normally
used to store the address bits. The energy overhead caused by
the use of dynamic logic is limited as these gates are only used
in the first stage where the number of gates is still limited (i.e.
48 in this design).
As OUT could be discharged before OUT′, which would
lead to failures, stability of this gate under mismatch needs to
be confirmed. Fig. 5 shows the failure rate in the worst case
condition (only one INi high) as function of the gate output
load. When the load is larger than 6 minimal inverters, correct
operation is ensured.
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Fig. 5. Failure rate Rfail,OR of a 5-input dynamic OR-gate a.f.o. the
load Sinv.
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Fig. 6. Main properties of an SRAM cell a.f.o. changes in supply and
threshold voltage. (Vdd,nom = 1.0V, VT,nom = 0.25V) Increasing both
threshold and supply voltage increases stability and reduces leakage without
compromising read speed. The dashed line indicates the 10−9 failure rate.
IV. CELL DESIGN
To save area, the SRAM cell of choice is still the classical
6T cell. In deep submicron technologies, local transistor mis-
match caused by effects such as random dopant fluctuations
and line edge roughness cannot be ignored. Fig. 6 shows
the SNM (in numbers of σ’s), the leakage power and the
read current of a cell as a function of the supply voltage
(Vdd) and the transistor threshold voltage (VT). Increasing VT
strongly reduces leakage current and has a positive effect on
read stability. However, read current decreases significantly.
A higher Vdd increases stability and read current. When both
VT and Vdd increase, stability and leakage improve while read
current does not change (the gate-source overdrive voltage of
the current sinking transistors in the cell remains constant).
This design uses high threshold voltage cell transistors and a
cell supply voltage of 1.0V.
Cell speed (read current) and cell read stability can be
improved further. A technique which accomplishes both is the
use of local bitlines (LBL) with local read buffers [3]. By
reducing the load which has to be discharged by the small
memory cells, read time is reduced. Stability is improved as
critically unstable cells will not have flipped before the LBL
is discharged. This is only possible when the bitline load is
small enough. To qualify this, a variation on the classic SNM
stability metric called transient static noise margin (SNM tran)
is used [3]. Fig. 7 shows SNM tran and the failure rate Rfail,cell
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Fig. 7. SNM tran (solid line) and Rfail,cell (dashed line) of an SRAM cell
a.f.o. the number of cells on a bitline.
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Fig. 8. (a) Granularity of dual swing voltages. Dual swing voltages are
selected at HGBL level. A HGBL uses the same voltage for read and for
write. Hence the full memory requires only 32 configuration bits HSi. (b)
Implementation of the GBL driver and precharge circuits (GBLD). W0i,
W1i and GPC are activated respectively when a zero or a one needs to be
written or when the GBLs need to be precharged for read.
a.f.o. the number of cells on a local bitline (Ncell). Wire
capacitance per cell is estimated to be 0.25 fF.
V. DUAL SWING DATA LINK
Sense amplifier (SA) design in the context of variability is
a topic of ongoing research. Promising techniques to improve
SA offset include SA tuning [5] and SA redundancy [6], [7].
Due to area considerations, these large or complex SAs cannot
be used in the local blocks. This design proposes a different
approach: dual swing data links. When a SA fails, this can be
solved by increasing the signal swing at its inputs. However,
this increases power quadratically. We propose the use of
two different precharge voltages on the GBL. First, a low
precharge voltage (VLS1) will be used on most lines, ensuring
low power. Second, a higher precharge voltage VLS2 is used
on lines which contain failing LWSAs. Fig. 8(a) shows the
granularity at which the dual voltages are applied. To avoid the
need of full swing HGBL or of SAs between the HGBL and
the VGBL, each low swing voltage is shared between a HGBL
pair and the 16 VGBL pairs connected to it. Fig. 8(b) shows
the implementation of the global bitline drivers (GBLD) which
determine the voltages on the global bitlines for both read
(precharge) and write (data).
If the offset of a LWSA follows a Gaussian distribution,
the total energy Etot consumed by the global bitlines can
be calculated as follows. Rfail,GBL is the probability that at
least one of the LWSAs on a single GBL fails when the
low precharge voltage VLS1 is used. CGBL,tot is the total
capacitance of a global bitline. NGBL is the number of global
bitline pairs. ELWSA is the switching energy of the LWSAs.
Etot = CGBL,tot ·NGBL · (1−Rfail,GBL) ·V 2LS1+
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Fig. 9. (a) Etot a.f.o. VLS1 and SLWSA, i.e. the LWSA size, for a die
yield of 99.9%, (b) Cross section at SLWSA = 1.
CGBL,tot ·NGBL ·Rfail,GBL ·V 2LS2 + ELWSA
Rfail,GBL is a function of the lower precharge voltage VLS1
and the number of LWSAs on a single GBL. Vdeadzone is the
remaining voltage on the discharged bitline when the LWSA
is triggered. It depends on the discharging time and on the
threshold voltage of the discharging transistors. Rfail,LWSA
is the probability of a single LWSA failing. NLWSA is the
number of LWSAs on a GBL.
Rfail,LWSA = erfc
(
VLS1 − Vdeadzone√
2 ·σoffset,LWSA
)
Rfail,GBL = 1− (1−Rfail,LWSA)NLWSA
The total energy was calculated for different sizes of the
LWSA and different values of VLS1. Fig. 9(a) shows the
results. As LWSAs need to be as small as possible, Fig. 9(b)
shows a cross section for LWSA size SLWSA = 1. VLS2 can
be calculated from the required yield. For this design, it is
260mV. A value for VLS1 which is too low does not decrease
Etot as no GBL will be able to use it. Obviously, when it is
too high energy savings will drop again. In this design, the
optimal global bitline energy Etot for minimal sized LWSAs
is 0.3 pJ for a VLS1 of 160mV compared to 0.6 pJ for a classic
single swing system.
Another advantage of the use of dual swing bitlines is that
it can be used to compensate for a number of read failures
such as GSA failure or cells that are too slow.
VI. MEASUREMENT RESULTS
The design was fabricated in a 65 nm low standby power
CMOS technology. Fig. 10 shows a microphotograph of the
die. Total memory area is 0.48mm2. Measurements show that
the design is functional until 850MHz. Ewrite is 4.6 pJ/access
and Eread is 3.9 pJ/access resulting in an energy consumption
of 4.3 pJ/access for a 50% write pattern. Leakage is 25.2µW.
Table II shows a comparison to other recently published 65 nm
memories with comparable size. FOM act is the active energy
per accessed bit. FOM leak is the leakage power per bit in the
memory. As can be seen, this memory reaches a much higher
speed for less active energy compared to the state-of-the-art.
Only memories with a speed which is orders of magnitude
slower reach better leakage numbers.
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Fig. 10. The die microphotograph.
TABLE II
COMPARISON TO STATE-OF-THE-ART.
ALL DESIGNS ARE IMPLEMENTED IN 65 nm CMOS.
Design Vdd Size Speed E/acc FOM act Pleak FOM leak
[V] [kbit] [MHz] [pJ] [fJ/bit] [µW] [pW/bit]
This 1.00 256 850 4.3 133 25.2 96
[7] 0.35 256 0.03 31 242 2.2 8.4
[8] 0.90 256 127 35 137 N/A N/A
[9] 1.20 64 200 23 180 55 840
VII. CONCLUSION
A state-of-the-art 256 kbit memory has been designed,
implemented and measured. Local word and bitlines ensure
low power while dynamic stability and dual low swing lines
ensure robustness. A dynamic first decoding stage results in a
speed increase at a very moderate energy cost. Measured speed
is 850MHz for an energy per access of 4.3 pJ. Leakage power
is only 25.2µW due to the use of high threshold voltage cells.
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